


RYO Discrete TTL Boolean Logics NAND/AND

- 1 Gate one input 1 (normalised 1>2)
- 2 Gate one input 2 (normalised 2>3)
- 3 Gate one input 3
- 4 Gate one NAND Output
- 5 Gate one AND Output (normalised to Gate two input 1)
- 6 Gate two input 1 (inputs normalised 1>2)
- 7 Gate two input 2
- 8 Gate two NAND output
- 9 Gate two AND output



[Try dif input amplitudes, waveforms and frequency rates including audio into inputs!] Width: 4 hp

Name			AND	NAND
Alg. Expr.			$X = AB$	$X = \overline{AB}$
Symbol	A	B		
Truth Table	0 0 1 1	0 1 0 1	0 0 0 1	1 1 1 0

Name				AND	NAND
Alg. Expr.				$X = ABC$	$X = \overline{ABC}$
Symbol	A	B	C		
Truth Table	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 0 1 1	0 0 0 0 0 0 0 1	1 1 1 1 1 1 1 0

